1
Download TB-FMCL-HDMI Hardware User Manual
Transcript
TB-FMCL-HDMI Hardware User Manual 10. Carrier Card FPGA Interface The following figure shows timing waveforms of the signaling interface between the carrier board FPGA and the TB-6S-FMCL-HDMI mezzanine FPGA. . Both interfaces are source synchronous and rising edge clocked. Figure 10-1 Timing of input and output signals Rev.3.00 28
