Download P89LPC932A1 8-bit microcontroller with accelerated two

Transcript
P89LPC932A1
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
4. Block diagram
P89LPC932A1
ACCELERATED 2-CLOCK 80C51 CPU
8 kB
CODE FLASH
UART
TXD
RXD
I2C-BUS
SCL
SDA
internal
bus
256-BYTE
DATA RAM
SPICLK
MISO
MOSI
SS
512-BYTE
AUXILIARY RAM
SPI
512-BYTE
DATA EEPROM
REAL-TIME CLOCK/
SYSTEM TIMER
P3[1:0]
PORT 3
CONFIGURABLE I/Os
TIMER 0
TIMER 1
P2[7:0]
PORT 2
CONFIGURABLE I/Os
P1[7:0]
PORT 1
CONFIGURABLE I/Os
P0[7:0]
PORT 0
CONFIGURABLE I/Os
T0
T1
ANALOG
COMPARATORS
CCU (CAPTURE/
COMPARE UNIT)
CMP2
CIN2A
CIN2B
CMP1
CIN1A
CIN1B
OCA
OCB
OCC
OCD
ICA
ICB
KEYPAD
INTERRUPT
POWER MONITOR
(POWER-ON RESET,
BROWNOUT RESET)
WATCHDOG TIMER
AND OSCILLATOR
PROGRAMMABLE
OSCILLATOR DIVIDER
CRYSTAL
OR
RESONATOR
XTAL1
CONFIGURABLE
OSCILLATOR
XTAL2
CPU
clock
ON-CHIP
RC
OSCILLATOR
002aaa885
Fig 1. Block diagram
P89LPC932A1_3
Product data sheet
© NXP B.V. 2007. All rights reserved.
Rev. 03 — 12 March 2007
4 of 64