1
Download USER`S MANUAL
Transcript
ANALOG INPUT CHANNELS P1/P2 I/O INTERFACE - 21 ANALOG COMMON EXTERNAL TRIGGER INPUT OR OUTPUT INPUT MUX S/H & ADC CH0 & CH8 DATA CONTROL S/H & ADC DATA CH7 & CH15 VSS +5V A/D INST. AMP INST. AMP DC-DC +5V CONVERTER VDD PRECISION CALIBRATION VOLTAGES ID SPACE IDENTIFICATION BYTES CONTROL LOGIC INTERRUPT LOGIC AND VECTOR CONVERSION TIMER HIGH BANK TIMER REGISTER CHANNEL ENABLE REGISTERS INTERRUPT THRESHOLD FIFO BUFFER 512 SAMPLES SERIAL TO PARALLEL CONVERTER FPGA CONTROL BUS ADDRESS BUS DATA BUS Ac PC/APC341 LOGIC INTERFACE J 1/P1 SERIES APC341 SIMULTANEOUS ANALOG INPUT BOARD, PCI Bus ___________________________________________________________________________________________
