1
Download VHDL
Transcript
Mo,va,on • Doing your first FPGA design. (Lab 1). • Some keywords for this lecture – En,ty & architecture – Signal declara,on & assignment – Descrip,on models (Structural, behavioral) • Component and port map • non-‐procedural and procedural (data-‐flow and process) (Some slides are based on material from 2011 lectures by J.K. Bekkeng)
