Download HCD-GN880

Transcript
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
AD3/PO03
AD2/PO02
AD1/PO01
AD0/PO00
VSS
VDD
CKO/PO13/AD16
VDDX
XO
XI
VSSX
TEST
MIMD
VSSP
VCOI
PO07/AD7 46
AD9 44
Bus
Switch
PO05/AD5 48
VC0
AD10 43
MCU. I/F
round & limit
A1
A3
round & limit
A2
ALU
AY
Audio I/F
Sub code
I/F
DIT
PIO1/SDI3/IO1
PIO0/SDI2/IO0
VSS
CKI/CLOCK/IRQ/FIO
VDD
TXO
SFSY/LRCKIB
SBSY/BCKIB
SDI1/DATA
PIO2/IO2
PIO3/IO3
26
A0
AX
1Mbit
SRAM
PIO4/FI1/BUS0/IO4
27
Y-Bus
X-Bus
C-Pointer
register
PIO5/FI2/BUS1/IO5
28
MAC
MZ
Y-Pointer
register
SRAM I/F
PIO6/FI3/BUS2/IO7
29
MY
register
XO • X1 • X2
Y0 • Y1 • Y2
X-Pointer
register
PO08/AD11 39
CROM
4k word
PO11/BUCK/AD14 36
MX
VDDM 40
CRAM
4k word
PIO7/BUS3/IO7
30
Instruction
Decoder
SRMSTB 41
ERAM
2k word
WE/SDO1
31
Program
Control
YRAM
4k word
PO10/CCE/AD13 37
Address Calc.
2sets
General
In/Output Port
32
PRAM
POM
XRAM
4k word
PO9/AD12 38
SRAM/
DRAM I/F
SDO3/OE 35
CDP Cont
I/F
AD15/CAS/PD12 34
AD4/PO04
HCD-GN880
– BD Board –
IC301 TC94A34FG-002
25
24
23
22
21
20
19
18
17
CS/RAS/ADO2 33
16 LRCKIA
15 BCKIA
14 SDI0
13 LRCKO
12 BCKO
11 SDO0
10 VSS
9 VDDT
8 MIACK
VDDT 42
7 MICK
6 MIDIO
5 MILP
AD8 45
4 MICS
3 STANBY
PO06/AD6 47
2 RESET
Timing
Generator
1 VDDP
51