Download Cortex-M0 Devices Generic User Guide
Transcript
Contents Chapter 4 Cortex-M0 Peripherals 4.1 4.2 4.3 4.4 Appendix A About the Cortex-M0 peripherals ................................................................ 4-2 Nested Vectored Interrupt Controller .......................................................... 4-3 System Control Block ............................................................................... 4-11 Optional system timer, SysTick ................................................................ 4-21 Cortex-M0 Options A.1 Cortex-M0 implementation options ............................................................. A-2 Glossary iv Copyright © 2009 ARM Limited. All rights reserved. Non-Confidential, Unrestricted Access ARM DUI 0497A ID112109