Download CPU Read/Write Access 4 LANCE Interrupt Status 4 Read

Transcript
Contents
Figures
1
2
3
4
5
6
7
8
9
Expansion Board Block Diagram
Ethernet State Diagram
Expansion Board Cycle Diagram
CPU non-LANCE Read-Timing
Diagram
........................... ':;:11
CPU non - L ..~.NCE lA]y-;+-=-'T';TTl;-nrr
""'.&.
Diagram
CPU LANCE Read-Timing Diagram
CPU LANCE Write-Timing
Diagram
LANCE DMA Read Cycle
LANCE DMA Write Cycle
2
12
16
18
...L ' - " " "
19
20
21
22
23
Tables
1
2
3
Ethernet IS-Pin D Connector
Expansion Slot Offset
Addresses
State Assignments
6
7
13