Download Renesas Electronics
Transcript
APPENDIX E REVISION HISTORY (1/7) Edition 2nd edition Major Revised Contents from Previous Version Location Combination of manuals of µPD784216A/784216AY Subseries and µPD784218A/784218AY Subseries with following part numbers changed: Before change: µPD784217, 784218, 784217Y, 784218Y, 78F4218, 78F4218Y After change: µPD784217A, 784218A, 784217AY, 784218AY, 78F4218A, 78F4218AY Products covered µPD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY, 78F4216A, 78F4218A, 78F4216AY, 784218AY Throughout Change of power supply voltage Mask version: VDD = 2.2 V to 5.5 V → VDD = 1.8 V to 5.5 V Flash memory: VDD = 2.7 V to 5.5 V → VDD = 1.9 V to 5.5 V CHAPTER 1 OVERVIEW Modification of Table 2-1 I/O Circuit Type for Each Pin and Handling Unused Pins CHAPTER 2 PIN FUNCTIONS Modification of Figure 2-1 Pin I/O Circuit Modification of Figure 3-7 Internal Memory Size Switching Register (IMS) Format CHAPTER 3 CPU ARCHITECTURE Modification of Table 3-7 Special Function Register (SFR) List Modification of text in (1) Main system clock oscillator CHAPTER 4 CLOCK GENERATOR Modification of Figure 4-1 Block Diagram of Clock Generator Modification of Figure 4-2 Standby Control Register (STBC) Format Modification of Figure 4-4 Clock Status Register (PCS) Format Change of Caution in 5.2.1 Port 0 CHAPTER 5 PORT FUNCTIONS Modification of Figure 5-2 Block Diagram of P00 to P06 Modification of Figure 5-3 Block Diagram of P10 to P17 Modification of Figures 5-4 to 5-7 Block Diagrams of P20 to P27 Modification of Figures 5-8 and 5-9 Block Diagrams of P30 to P37 Modification of Figure 5-10 Block Diagram of P40 to P47 Modification of Figure 5-11 Block Diagram of P50 to P57 Modification of Figures 5-12 to 5-14 Block Diagrams of P60 to P67 Modification of Figures 5-15 to 5-17 Block Diagrams of P70 to P72 Modification of Figure 5-22 Block Diagram of P120 to P127 Modification of Figure 5-23 Block Diagram of P130 and P131 Addition of Caution to Figure 5-25 Pull-Up Resistor Option Register Format Addition of Caution to Figure 6-4 Real-Time Output Port Control CHAPTER 6 REAL-TIME OUTPUT Register (RTPC) Format FUNCTIONS Modification of text in 6.5 Usage 690 User’s Manual U13570EJ3V1UD
Related documents
uPD784038, 784038Y Subseries 16-Bit Single
UPD78F4225GC-8BT-A
78K0/Kx2-L Sample Program (Serial Interface IICA)
uPD780948 Subseries 8-bit Single
SP4000 - SP4000 FAST - EasyGates Manuals & Guides
Multimedia Processor for Mobile Applications (EMMA
uPD780852 Subseries (8-Bit Single-Chip) PUM
RL78/G10 EEPROM Control by Simplified I2C Function
ID78K0-LCE User`s Manual, Preliminary
736C 738C 742C
Mitaka Kohki PSMS2 User`s manual
Grass Valley Model 1200 Digital Production Switcher Order Guide