Download fulltext - DiVA Portal

7.1.2
Catapult SL Command Script
project new
flow package require /SLEC
flow package option set /SLEC/ENABLE_FLOP_MAPS true
flow package option set /SLEC/ENABLE_FULL_PROOF true
flow package option set /SLEC/GENERATE_HIERARCHICAL_PROOFS true
flow package option set /SLEC/MAXIMUM_AC_CHANNEL_SIZE 16
flow package require /SCVerify
solution file add ./test_be.cpp -type C++
solution file add ./testbench.cpp -type C++ -exclude true
directive set -REGISTER_IDLE_SIGNAL false
directive set -IDLE_SIGNAL {}
directive set -DONE_FLAG {}
directive set -START_FLAG {}
directive set -FSM_ENCODING none
directive set -REG_MAX_FANOUT 0
directive set -NO_X_ASSIGNMENTS true
directive set -SAFE_FSM false
directive set -RESET_CLEARS_ALL_REGS true
directive set -ASSIGN_OVERHEAD 0
directive set -DESIGN_GOAL area
directive set -OLD_SCHED false
directive set -CSA 0
directive set -TIMING_CHECKS true
directive set -MUXPATH true
directive set -REALLOC true
directive set -PIPELINE_RAMP_UP true
directive set -COMPGRADE fast
directive set -SPECULATE true
directive set -MERGEABLE true
directive set -REGISTER_THRESHOLD 256
directive set -MEM_MAP_THRESHOLD 32
directive set -UNROLL no
directive set -CLOCK_OVERHEAD 20.000000
directive set -OPT_CONST_MULTS -1
go analyze
directive set -TRANSACTION_DONE_SIGNAL true
directive set -CLOCK_NAME clk
directive set -CLOCKS {clk {-CLOCK_PERIOD 5.0 -CLOCK_EDGE rising CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 2.5 -RESET_SYNC_NAME rst -
60