Download Table of Contents (Continued)
Transcript
NAND FLASH CONTROLLER S3C24A0A RISC MICROPROCESSOR (Preliminary Spec) PIN CONFIGURATION The following is the configuration of NAND Flash Controller of S3C24A0A. Users can select configuration of NAND Flash Memory according to the table below. There are some differences between conventional NAND Flash Memory and New Advance Flash Memory. So users have to select the configuration properly. Table 4-1. Advance NAND Flash Controller Configuration (word means 16-bit in this table) Advance Flash Page Size 0 0 1 0 1 1 Advance Flash 0 1 4-2 Bus Width Real Page Size Organization 0 256Byte – 1 256Word 16bit × 1 0 512Byte 8bit × 1 1 1KByte 8bit × 2 0 1KByte – 1 1KWord 16bit × 1 0 2KByte 8bit × 1 1 4KByte 8bit × 2 Address Cycle Real Cycle 0 3cycle (256M) 1 4cycle (512M) 0 4cycle (1G) 1 5cycle (2G) Preliminary product information describe products that are in development, for which full characterization data and associated errata are not yet available. Specifications and information herein are subject to change without notice.