1
Download Xilinx UG018 User's Manual
Transcript
R Chapter 2: Input/Output Interfaces FPGA PPC405 Core JTGC405TDI C405JTGTDO JTGC405TMS JTGC405TCK C405JTGTDOEN JTGC405TRSTNEG PPC405 Core JTGC405TDI C405JTGTDO JTGC405TMS JTGC405TCK C405JTGTDOEN TCK TMS JTGC405TRSTNEG JTAGPPC Primitive TDIPPC TDOPPC TMS TDOTSPPC TCK vcco TDI TMS TCK TDO TDI 200Ω TDO TMS TCK UG018_74_040604 Figure 2-45: PPC405 Core JTAG Logic Connected in Series with FPGA JTAG Logic Using the JTAGPPC Primitive When the PPC405 JTAG logic is connected in series with the dedicated device JTAG logic, only one JTAG chain is required on the printed circuit board. All JTAG logic is accessed through the dedicated JTAG pins with this connection style. 120 www.xilinx.com 1-800-255-7778 PowerPC™ 405 Processor Block Reference Guide UG018 (v2.0) August 20, 2004
