Download Designing Systems on FPGA`s

Processor Description AMCC – PPC405CR Altium Designer's PPC405CR component is a 32­bit Wishbone­compatible RISC processor. Although placed in an Altium Designer­based FPGA project just like any other 32­bit processor component, the PPC405CR is essentially a Wishbone­compliant wrapper that allows communication with, and use of, the discrete PowerPC 405 processor encapsulated within the AMCC PPC405CR device. You can think of the wrapper as being the 'means' by which to facilitate use of external memory and peripheral devices – defined within an FPGA – with the discrete processor. Most instructions are 32­bits wide and execute in a single clock cycle. In addition to fast register access, the PPC405CR features a user­ definable amount of zero­wait state block RAM, with true dual­port access. NXP ­ LPC2100 The NXP LPCxxx family of Microprocessors are 32­bit ARM­based hard processor devices available from NXP (founded by Phillips). Altium Designer includes full application development and debugging tools for these devices though there is no Wishbone wrapper for use in conjunction with an FPGA design. These devices, when connected, will appear in the hard­devices chain however they would not be included as a component in your FPGA schematic. Additional information and datasheets for these devices can be found online at http://www.nxp.com/ . Sharp ­ Bluestreak Altium Designer's ARM720T_LH79520 component is a 32­bit Wishbone­compatible RISC processor. Although placed in an Altium Designer­based FPGA project just like any other 32­bit processor component, the ARM720T_LH79520 is essentially a Wishbone­compliant wrapper that allows communication with, and use of, the discrete ARM720T processor encapsulated within the Sharp Bluestreak LH79520 device. This discrete Sharp Bluestreak® LH79520 is a fully integrated 32­bit System­on­Chip (SoC), based on an ARM720T 32­bit RISC processor core. You can think of the wrapper as being the 'means' by which to facilitate use of external memory and peripheral devices – defined within an FPGA – with the discrete processor.
9­56