Download 1. Introducton

Transcript
2.3.3
DO Port Architecture (CON1)
When the PC is power-up, all operation of DO port (CON1) is disable. The
enable/disable of DO port is controlled by the RESET\ signal. Refer to Sec. 3.3.1 for
more information about RESET\ signal.
•
•
The RESET\ is in Low-state ! all DO operation is disable
The RESET\ is in High-state ! all DO operation is enable
The power-up states are given as follows:
• All DO operations are disable
• All output latch be cleared to Low-Level
RESET\
clear
Data
input
Latch
CON1
Clock input
D/O buffer CKT
PIO-D56/PIO-D24 User Manual (Ver.1.0, 09/20/99) ---- 10