Figure 20 Select File → Save. You are prompted to select the bus delimiter type window will open. Select synplify VHDL/exemplar default [] and click OK.(refer FIGURE 21) Close PACE. FIGURE 21 111 www.pantechsolutions.net L-scheme VLSI Lab Manual