Download UM10326
Transcript
UM10326 NXP Semiconductors Chapter 2: LPC32x0 Bus architecture and memory map Table 4. Peripheral devices on the LPC32x0 Base Address Peripheral AHB Slave Port Peripheral Type 0x400A 0000 I2C1 7 APB 0x400A 8000 I2C2 7 APB 0x400E 8000 MCPWM 7 APB UM10326_1 User manual © NXP B.V. 2009. All rights reserved. Rev. 1 — 18 February 2009 35 of 723
Related documents