• o Notes about the function o Schematic o Layout Block, unit, and chip documentation also includes o Test plan o Self-checking test bench o IRSIM or Spice results where applicable
