Download PDF file - finechips

I/O PORTS
S3C828B/F828B/C8289/F8289/C8285/F8285
Port 1 Control Register, Low Byte (P1CONL)
E6H, Set 1, Bank 1, R/W
MSB
.7
.6
.5
.4
.3
.2
.1
.0
LSB
P1.0/T1CAP
P1.1/T1CLK
P1.3/
BUZ
P1.2/T1OUT
/T1PWM
P1CONL bit-pair pin configuration settings:
00
Input mode (T1CAP, T1CLK)
01
Output mode, N-channel open-drain
10
Output mode, push-pull
11
Alternative function (BUZ, T1OUT, T1PWM, not used for P1.0-P1.1)
NOTE:
When use this port 1, user must be care of the pull-up resistance status.
Figure 9-7. Port 1 Low-Byte Control Register (P1CONL)
Port 1 Pull-up Resistor Enable Register (P1PUR)
E7H, Set 1, Bank 1, R/W
MSB
.7
.6
.5
.4
.3
.2
.1
.0
P1.6
P1.5
P1.4
P1.3
P1.2
P1.1
P1.0
LSB
Not used for the S3C828B/C8289/C8285
P1PUR bit configuration settings:
0
Pull-up Disable
1
Pull-up Enable
Figure 9-8. Port 1 Pull-up Resistor Enable Register (P1PUR)
9-8