Download MPC7455 RISC Microprocessor Hardware Specifications
Transcript
2 Vector FPU External SRAM (1 or 2 Mbytes) 18-Bit 64-Bit Data Address (8-Bit Parity) Not in MPC7445 Bus Accumulator 128-Bit L3CR L3 Cache Controller Vector Integer Unit 1 Line Block 0/1 Tags Status Vector Integer Unit 2 Completes up to three instructions per clock Completion Queue (16-Entry) Completion Unit Vector Permute Unit VR File Dispatch Unit +++ x÷ Push 36-Bit Address Bus Bus Accumulator Castout Queue (9) Bus Store Queue L2 Prefetch (3) 64-Bit Data Bus L2 Store Queue (L2SQ) Snoop Push/ Interventions L1 Castouts (4) Instruction Fetch (2) Cacheable Store Request (1) L1 Load Miss (5) L1 Load Queue (LLQ) L1 Service Queues L1 Store Queue (LSQ) 64-Bit FPSCR 64-Bit FloatingPoint Unit Reservation Stations (2) Completed Stores Load Miss FPR File 16 Rename Buffers PA 32-Kbyte D Cache 32-Kbyte I Cache + x ÷ EA Tags Tags 128-Bit (4 Instructions) L1 Push 256-Kbyte Unified L2 Cache/Cache Controller Line Block 0 (32-Byte) Block 1 (32-Byte) Tags Status Status 32-Bit L1 Castout GPR File Finished Stores + (EA Calculation) Load/Store Unit Reservation Stations (2-Entry) DBAT Array 128-Entry DTLB Data MMU SRs (Original) Vector Touch Engine 16 Rename Buffers 32-Bit Memory Subsystem 32-Bit Integer Integer Integer Unit 122 Unit Unit (3) Integer Unit 2 128-Entry ITLB IBAT Array SRs (Shadow) Instruction MMU Vector Touch Queue FPR Issue (2-Entry/1-Issue) Instruction Queue (12-Word) Reservation Reservation Reservation Station Station Station System Bus Interface 128-Bit 16 Rename Buffers Reservation Stations (2) LR BHT (2048-Entry) VR Issue (4-Entry/2-Issue) CTR BTIC (128-Entry) Fetcher GPR Issue (6-Entry/3-Issue) Instruction Unit Branch Processing Unit Reservation Reservation Reservation Reservation Station Station Station Station 96-Bit (3 Instructions) Additional Features • Time Base Counter/Decrementer • Clock Multiplier • JTAG/COP Interface • Thermal/Power Management • Performance Monitor Overview Figure 1. MPC7455 Block Diagram MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1 Freescale Semiconductor