Download 78Q8430 Data Sheet - Part Number Search

78Q8430 Data Sheet
7.7.9
DS_8430_001
PHY Interrupt Control / Status Register – MR17
The Interrupt Control/Status Register provides the means for controlling and observing the events that
trigger an interrupt on the internal PHY interrupt signal. This register can also be used in a polling mode
via the MII Serial Interface as a means to observe key events within the PHY via one register address.
Bits 0 through 7 are status bits, which are each set to logic one based upon an event. These bits are
cleared after the register is read. Bits 8 through 15 of this register, when set to logic one, enable their
corresponding bit in the lower byte to signal an interrupt on the PHY interrupt signal.
Bits
15
14
13
12
11
10
9
8
7
Symbol
JABBER_IE
RXER_IE
PRX_IE
PDF_IE
LP_ACK_IE
LS_CHANGE_IE
RFAULT_IE
ANEG-COMP_IE
JAB_INT
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RC
Default
0
0
0
0
0
0
0
0
0
6
RXER_INT
RC
0
5
PRX_INT
RC
0
4
PDF_INT
RC
0
3
LP_ACK_INT
RC
0
2
LS_CHANGE_INT
RC
0
1
RFAULT_INT
RC
0
0
ANEG_COMP_INT
RC
0
Description
Jabber Interrupt Enable
Receive Error Interrupt Enable
Page Received Interrupt Enable
Parallel Detect Fault Interrupt Enable
Link Partner Acknowledge Interrupt Enable
Link Status Change Interrupt Enable
Remote Fault Interrupt Enable
Auto-Negotiation Complete Interrupt Enable
Jabber Interrupt
This bit is set high when a Jabber event is detected by
the 10Base-T circuitry.
Receive Error Interrupt
This bit is set high when the RX_ER signal transitions
high.
Page Received Interrupt
This bit is set high when a new page has been
received from the link partner during auto-negotiation.
Parallel Detect Fault Interrupt
This bit is set high by the auto-negotiation logic when a
parallel detect fault condition is indicated.
Link Partner Acknowledge Interrupt
This bit is set high by the auto-negotiation logic when
FLP bursts are received with the acknowledge bit set.
Link Status Change Interrupt
This bit is set when the link status transitions from an
OK status to a FAIL status, or vice versa.
Remote Fault Interrupt
This bit is set when a remote fault condition is
detected.
Auto-Negotiation Complete Interrupt
This bit is set by the auto-negotiation logic upon
completion of auto-negotiation.
7.7.10 PHY Transceiver Control Register – MR19
Bit
15:14
Symbol
TXO[1:0]
Type
R/W
13:0
RSVD
R/W
80
Default Description
01
Transmit Amplitude Selection
Sets the transmit output amplitude to account for transmit
transformer insertion loss.
00 = Gain set for 0.0dB of insertion loss
01 = Gain set for 0.4dB of insertion loss
10 = Gain set for 0.8dB of insertion loss
11 = Gain set for 1.2dB of insertion loss
XXX
Reserved
Rev. 1.2