Download SCOC3 - ESA Microelectronics Section

Transcript
SCOC3
Ref: R&D.SCOC3.RP.01377.E.ASTR
Issue : 1
Rev.: 0
Date : 2013/01/15
Page : 17
The status of the gate level simulations is given in Figure 4. As it can be seen all the simulations (except
the endurance/traffic ones) passed without error in min and max conditions.
T e s te d fu n c tio n n a lity
M CTL
S im ula tio n n a m e
P r o p e r m a n a g e m e n t of di ff a c ce s se s to d iff r e so u r ce s ( 3.2 4 .1 .1 )
P r o p e r m a n a g e m e n t of di ff a c ce s se s to d iff r e so u r ce s ( 3.2 4 .1 .2 )
W r ite p ro te c tio n s ( 3 .2 4 .2)
T es t B o o t in P R O M /E E P R O M w ith va r io u s m e m o r y siz e s ( 3 .24 .3 )
S im u M IN
OK
OK
OK
OK
S im u M AX
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
S R A M E D A C p ro te ctio n ( 2.2 .3 & 2 .2. 4)
R e e d -S o lo m o n pr o te c tio n ( 3 .2.3 & 3 .3 .3 )
IO a rea ( 3 ,3 5 ,1 & 3 ,3 5 ,2)
AHB R
R e g u la r a cc e s se s ( 3 .19 .1 )
A tte m p t to a cc es s p ro te c te d IO m e m o r y r es ou r ce s ( 3 .1 9 .2)
In te rr u p t g en e ra tio n (3 .1 9 .3 )
W D - u n lo c k & in te rr u p t (3 ,1 9 ,4 )
M IS C
H a lf Ca n m o de (h alfc a n )
LE O N 3+ AHB R +AH B CT R a c c è s lo c k é s (lo c k e d _ tra n s fe r)
R e g u la r D M A tr an sfe rs ( 3 .2 0 .1)
H AD M A
A tte m p t to a cc es s p ro te c te d IO m e m d u r in g D M A tr a n sfe rs (3 .2 0 .2 )
IP M O N
A HB S tatu s
STM E
T ra c e & S ta tis tics ( 3 .1 6 .2 )
In te rr u p t g en e ra tio n (3 .1 8 .1 )
TM m od ulation & e n cod in g ( 3.8 .4 )
TM m isc. inter nal inter faces (3. 8. 6)
TM V C - 6 o w n er d efin itio n (3 .8 .7 )
DM AT M
HK P F
TCDD
C o nti g uo u s pa ck ets tra n sf er s w ith dif fe ren t c o m bina tion s ( 3.2 2 .1 )
S pw D M A V C : s ucc es sf ul tr an sf er s an d er r or occ u r ence ( 3. 22 .2 )
" S o ur ce pac kets " tr ans fers (3 .21 .1 )
P SS 0 4 c o nf o rm ity (3 .9 .3 )
Exte rna l d e ciph e rin g un it in terfac e (3 .9 .7 )
In co m in g d ata s to ra ge m a n ag e m en t (3. 9 . 8 )
A uth en t icatio n / D ec ip her ing sta tu s ( 3 .9 .9 )
Tr ans m is sio n to red un da nt T C ( 3. 9.1 0 )
M AP T C R
S pa c e w ire in terfa c e s
P ost re set co nf ig ur atio n (3 .2 3 .1)
In ter f ace w ith r ed u n d an t TC D D (3 .2 3. 2)
P ro pe r im p lem en tation o f th e 7 ins tanc es ( 3 .7 .3 5)
X S tr / IP L p ost-r ese t s tatu s (3 .7. 36 )
S pw S IF ( O tto b ru n ’ s v er sio n ) (3 .7 .3 7 )
Tic kIn/T ick O u t ( 3 . 7 . 3 3 )
Tes t T x an d R x a t m a x im u m frequ e n cy (3 .7 .3 4)
Tes t of the S PW E D A C (3 .7 .3 8)
1 5 53
S yn ch ro I T n H z / 15 5 3 (2 .7 .2 )
R T n o m in al beha viou r (3 .6 .5 )
B C N om inal b eh a v io ur ( 3. 6.6 )
C AN
UAR T s
SCTM
C A N ( 3.2 6 )
P r o p e r i ns ta nti ati o n a n d c o n n e ctio n (3 .2 8 .1 )
P ulses , d a tation alar m s , S econ d s & T im eB ase O ( 3. 12 .1 0)
C lo ck d a tatio n ( 2 .5 .1 )
IO s a nd inter co n n ection s ( 2 .5 .1, 2 .5 . 3 , 3 .1 2 .2 & 3 .1 2 .3 )
FPU
WD
R e g is te rs & O u tpu ts
IC T L 1 & ICT L2
S w itc h m a trix
P r o p e r c on n e ctio n ( 3 .1 3.2 )
P r o p e r i m pl e m en ta tio n ( 2 .1 .4)
In it v a lu e s a n d R /W o p er a tio n s ( 5 .2 .a)
In te rr u p t ro u tin g ( 3 .2 9.1 )
S w i tch m a tri x (3 .1 5 .2 )
S w i tch m a tri x i n T M T C O n ly ( 3.1 5 .3 )
GP IO
M IS C
In p ut /O utp u t c o n n e ctio n a n d co n fig ur a tio n (3. 27 .1 )
In p ut s /O u tp uts (3 .3 1 .1 )
P L L lo c k ed /u n lo c k ed (3 ,3 1 ,2)
FC T R L
Clo c ks & ratio s
Io s & pr o g ra m m ati on ( 3 ,3 6 ,1 )
In p ut /O utp u t c o n n e ctio n a n d co n fig ur a tio n (3. 17 .4 .sd r a m )
In p ut /O utp u t c o n n e ctio n a n d co n fig ur a tio n (3. 17 .4 .sr a m )
A H B R /H A D M A an d c l oc k r ati os (3 .1 7 .5 .a h br )
A H B R /H A D M A an d c l oc k r ati os (3 .1 7 .5 .h a dm a)
E n d ura n ce
1 0 M B it/s T M o utp u t r a te (3 .2 5 .1 )
2 M B it/s T M o u tpu t r a te ( 3.2 5 .2 )
Figure 4: Status of the gate-level simulations
This document is the property of Astrium. It shall not be communicated to third parties
without prior written agreement. Its content shall not be disclosed.
 EADS/Astrium