Download Embedded Systems Architecture
Transcript
Embedded Processors Cache (Level-1 Cache) Cache is the level of memory between the CPU and main memory in the memory hierarchy (see Figure 4-45). Cache can be integrated into a processor or can be off-chip. Cache existing on-chip is commonly referred to as level-1 cache, and SRAM memory is usually used as level-1 cache. Because (SRAM) cache memory is typically more expensive due to its speed, processors usually have a small amount of cache, whether on-chip or off-chip. Processor Level-1 Cache Level-2 Cache Level-3 Cache Main Memory Secondary/Tertiary Storage Figure 4-45: Level-1 cache in the memory hierarchy Using cache has become popular in response to systems that display a good locality of reference, meaning that these systems in a given time period access most of their data from a limited section of memory. Cache is used to store subsets of main memory that are used or accessed often. Some processors have one cache for both instructions and data, while other processors have separate on-chip caches for each. von Neumann Processor Harvard Processor CPU Address Pathway CPU Instruction Address Pathway Data & Instruction Pathway Instruction Pathway Data Address Pathway On-Chip Cache Memory Instruction Cache Input O utput Data Pathway D ata Cache Input O utput Figure 4-46: Level-1 cache in the von Neumann and Harvard models 175
Related documents
RAS 2000 PowerRack Software Configuration Guide
Troubleshooting Async Multilink PPP Operations
User manual (Adobe pdf format)
Using Design-Level Scan to Improve Design
Hands-On Electronics: A One-Semester Course for Class Instruction
e101 - CNews.ru
- Manuals, Specs & Warranty
Set top box
LEAP USER GUIDE - Recherche : Service web
LEAP User Guide
JOPI: Java Object-Passing Interface
LEAP USER GUIDE
TABLA DE CONTENIDO - Facultad de Ingeniería
cache
IDT MIPS Microprocessor Family Software Reference Manual
ASLan++ specification and tutorial
Guida all`etichettatura e all`imballaggio a norma - ECHA
Agilent Technologies 11867A? Technical data
(CE) n. 1272/2008
Cisco 827 - 827 Router - EN Troubleshooting guide
1931 Data Entry Operator User Manual
CPU Instruction Set Details