Download Xilinx PlanAhead User Guide
Transcript
Chapter 2: The PlanAhead Tool Flow Design Flow The PlanAhead design flow depends on the type of input file that you start with. This section describes the design flow and design tasks. Figure 2-1 shows the common design flows, and the input and outputs of the PlanAhead tool. 24, 0ROJECT#REATION #REATE!DD3OURCES 24,&LOW 24,&LOW 24,$ESIGN 8#/ .ETLIST&LOW 5#& 3YNTHESIS .ETLIST&LOW 24,&LOW %$ .' 24,!NALYSIS )/0LANNING "EHAVIORAL3IMULATION .ETLIST!NALYSIS #ONSTRAINT%NTRY )/0LANNING .ETLIST $ESIGN 24,&LOW 24,&LOW )MPLEMENTATION 4IMING3IMULATION 2ESULTS!NALYSIS &LOORPLANNING )MPLEMENTED $ESIGN 24,&LOW .ETLIST&LOW 0ROGRAMMING$EBUG ")4 8 Figure 2-1: PlanAhead Design Flows Project Creation and Management of Project Sources The PlanAhead tool provides a wizard flow to facilitate project creation and the creation or addition of source files to the project. You can: • Create projects specific to the type of flow and sources you are using • Create new source files or add existing source files to the project • Reference remote, write-protected files, or copy files into the local project folder • Disable or enable source files within a project • Create constraint sets to experiment with various constraints options or devices • Create simulation source sets for behavioral and timing simulation • Archive projects to create a backup or make a portable copy of the design The PlanAhead tool project environment lets you create and store multiple variations of the design constraints within a single project. This allows for the creation of multiple RTL source versions, constraints sets, target devices, synthesized netlists, and implementation run results using various implementation strategies. As you modify the source files or launch design tools, the software monitors and displays design flow status. RTL Development and Analysis The PlanAhead tool includes an integrated text editor to create or modify source files. You can copy example logic constructs directly from the supplied Xilinx template library. The 20 www.xilinx.com PlanAhead User Guide UG632 (v13.4) January 18, 2012
Related documents
Xilinx PlanAhead User Guide
GigaBee XC6SLX Series User Manual
Xilinx Vivado Design Suite User Guide: Design Flows Overview
Xilinx ISim User Guide (UG660)
Paper Title (use style: paper title)
Xilinx Partial Reconfiguration User Guide
GigaBee XC6SLX Series User Manual
EDK Reference Manual
Vivado Design Suite User Guide
Xilinx Spartan -6 FPGA LX9 MicroBoard User Guide
SPEDE User`s Manual.2
Sequoia++ User Manual