Download Xilinx DS610 User's Manual

R
DC and Switching Characteristics
Byte Peripheral Interface (BPI) Configuration Timing
PROG_B
(Input)
PUDC_B
(Input)
PUDC_B must be stable before INIT_B goes High and constant throughout the configuration process.
M[2:0]
(Input)
Mode input pins M[2:0] are sampled when INIT_B goes High. After this point,
input values do not matter until DONE goes High, at which point the mode pins
become user-I/O pins.
<0:1:0>
TMINIT
INIT_B
(Open-Drain)
TINITM
Pin initially pulled High by internal pull-up resistor if PUDC_B input is Low.
Pin initially high-impedance (Hi-Z) if PUDC_B input is High.
LDC[2:0]
HDC
CSO_B
New ConfigRate active
TCCLK1
TCCLK1
T INITADDR
TCCLKn
CCLK
TCCO
000_0000
A[25:0]
Address
000_0001
Byte 0
Byte 1
Address
TDCC
TAVQV
D[7:0]
(Input)
Address
Data
TCCD
Data
Data
Shaded values indicate specifications on attached parallel NOR Flash PROM.
Data
DS529-3_05_112906
Figure 14: Waveforms for Byte-wide Peripheral Interface (BPI) Configuration
Table 53: Timing for Byte-wide Peripheral Interface (BPI) Configuration Mode
Symbol
Description
Minimum
Maximum
Units
TCCLK1
Initial CCLK clock period
(see Table 45)
TCCLKn
CCLK clock period after FPGA loads ConfigRate setting
(see Table 45)
TMINIT
Setup time on M[2:0] mode pins before the rising edge of INIT_B
50
-
ns
TINITM
Hold time on M[2:0] mode pins after the rising edge of INIT_B
0
-
ns
TINITADDR
Minimum period of initial A[25:0] address cycle; LDC[2:0] and HDC are asserted
and valid
5
5
TCCLK1
cycles
TCCO
Address A[25:0] outputs valid after CCLK falling edge
See Table 49
TDCC
Setup time on D[7:0] data inputs before CCLK falling edge
See Table 50
TCCD
Hold time on D[7:0] data inputs after CCLK falling edge
54
www.xilinx.com
0
-
ns
DS610-3 (v2.0) July 16, 2007
Product Specification