Download Sharp VL-DC1E Programming instructions
Transcript
ComponentRef.book Page 10 Thursday, December 7, 2006 10:12 AM CMOS 5-stage Johnson counter truth table: MR CP0 CP1 1 0 0 0 0 0 0 1 0 X · ‚ n X 1 · 0 X 1 ‚ = = = = = = X ‚ 0 X 1 · 0 OPERATION O0 = O5-9 = H; O1 to O9 = L Counter advances Counter advances No change No change No change No change HIGH state (the more positive voltage) LOW state (the less positive voltage) state is immaterial positive-going transition negative-going transition number of clock pulse transitions 7.2.18 40174 (Hex D-type Flip-flop) The 40174 device is a hex edge-triggered D-type flip-flop with six data inputs (D0 to D5), a clock input (CP), an overriding asynchronous master reset input (MR), and six buffered outputs (Q0 to Q5). Multisim Component Reference Guide 7-10 ni.com
Related documents
VHDL Primer - Signals and Systems
Return to Presentation
Motorola V series 60g Service manual
The Making of a Geometric Algebra Package in Matlab
Setup of pulsed IV system and characterization of
Spirit User Guide 1.2
Rui Pedro Oliveira Machado Desenvolvimento de uma framework
CB2 Framework User Manual
User Manual Mathcad, SPICE
Educator User Guide
NI Multisim User Manual