Download Benchmark ADC16 Specifications
Transcript
ST72104Gx, ST72215Gx, ST72216Gx, ST72254Gx SERIAL PERIPHERAL INTERFACE (Cont’d) 11.3.5 Low Power Modes Mode WAIT HALT Description No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode. SPI registers are frozen. In HALT mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an interrupt with “exit from HALT mode” capability. 11.3.6 Interrupts Interrupt Event SPI End of Transfer Event Master Mode Fault Event Event Flag Enable Control Bit SPIF MODF SPIE Exit from Wait Yes Yes Exit from Halt No No Note: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction). 69/141