Download Altera PHY IP Core User guide

9. Deterministic Latency PHY IP Core
The Altera Deterministic Latency PHY IP Core targets protocols that require a
datapath with deterministic latency. Deterministic latency enables accurate delay
measurements and known timing for the transmit (TX) and receive (RX) datapaths as
required in applications such as wireless communication systems, emerging Ethernet
standards, and test and measurement equipment. The Deterministic Latency PHY IP
core support 1-32 lanes with a continuous range of data rates from
611 Mbps–11000 Mbps for Stratix V devices and 1–6.5536 Gbps for Arria V devices. By
setting the appropriate options using the parameter editor, you can configure the
Deterministic Latency PHY IP core to support many industry-standard protocols that
require deterministic latency, including the following protocols:
■
Common Public Radio Interface (CPRI)
■
Open Base Station Architecture Initiative (OBSAI)
■
1588 Ethernet
Figure 9–1 illustrates the top-level interfaces and modules of the Deterministic
Latency PHY IP core. As Figure 9–1, the physical coding sublayer (PCS) includes the
following functions:
■
TX and RX Phase Compensation FIFO
■
Byte serializer and deserializer
■
8B/10B encoder and decoder
■
Word aligner
■
TX bit slipper
Figure 9–1. Deterministic Latency PHY IP Core
Arria V or Stratix V FPGA
Deterministic Latency PHY IP Core
PCS:
Avalon-ST TX and RX
Avalon-MM Cntrl and Status
Transceiver Reconfiguration
Phase Comp FIFOs
Byte Serializer
and Deserializer
8B/10B
Word Aligner
Bit Slipper
PMA:
Serializer
Deserializer
TX Serial Data
RX Serial Data
to
Optical
Link
The data that the Deterministic Latency PHY receives data on its FPGA fabric
interface employs the Avalon Streaming (Avalon-ST) protocol to transmit and receive
data. The Avalon-ST protocol is a simple protocol designed for driving high
bandwidth, low latency, unidirectional data. The Deterministic Latency PHY IP Core
also includes an Avalon Memory-Mapped (Avalon-MM) interface to access control
March 2012
Altera Corporation
Altera Transceiver PHY IP Core
User Guide