Download netX Design-In Guide

Introduction
2/158
Table of Contents
1
Introduction.............................................................................................................................................4
1.1 About this Document......................................................................................................................4
1.2 Legal Notes ....................................................................................................................................5
1.2.1
1.2.2
1.2.3
1.2.4
1.2.5
2
Copyright ........................................................................................................................................... 5
Important Notes................................................................................................................................. 5
Exclusion of Liability .......................................................................................................................... 5
Warranty............................................................................................................................................ 6
Export Regulation .............................................................................................................................. 6
netX100/500 Quick Start ........................................................................................................................7
2.1 Basic Circuit ...................................................................................................................................7
2.2 Ethernet Interface Circuits............................................................................................................25
2.2.1 Twisted Pair Two Channel............................................................................................................... 25
2.2.2 Twisted Pair Single Channel ........................................................................................................... 27
2.2.3 Fiber Optic with AFBR-5978Z.......................................................................................................... 29
2.3
2.4
2.5
2.6
2.7
2.8
2.9
2.10
2.11
2.12
2.13
2.14
AS-Interface .................................................................................................................................33
CANopen......................................................................................................................................35
CC-Link ........................................................................................................................................37
CompoNet ....................................................................................................................................39
DeviceNet.....................................................................................................................................41
PROFIBUS...................................................................................................................................43
MMC/SD-Card SPI-Circuit ...........................................................................................................45
UART Ù RS232...........................................................................................................................47
USB Device Mode........................................................................................................................49
USB Host Mode ...........................................................................................................................51
Embedded Trace Macrocell (ETM) ..............................................................................................53
LCD Interface ...............................................................................................................................55
3
Resource Overview ..............................................................................................................................59
3.1 rcX Operating System ..................................................................................................................59
3.2 Third Party Operating Systems....................................................................................................60
3.3 Memory Requirements of Hilscher Stacks...................................................................................61
4
Standard Circuits .................................................................................................................................62
4.1 RDY/RUN Pins, SYS LED............................................................................................................62
4.2 Secure EEPROM .........................................................................................................................65
4.3 Crystals, Clock generators ...........................................................................................................66
4.3.1 System Clock .................................................................................................................................. 66
4.3.2 Real Time Clock .............................................................................................................................. 67
4.4
4.5
Power On Reset and Reset In .....................................................................................................69
Debug and Test Interfaces...........................................................................................................70
4.5.1 JTAG Interface ................................................................................................................................ 70
4.5.2 ETM Interface.................................................................................................................................. 71
4.5.3 Boundary Scan................................................................................................................................ 72
4.6
External Memory ..........................................................................................................................74
4.6.1 FLASH Memory............................................................................................................................... 74
4.6.2 SDRAM ........................................................................................................................................... 81
4.7
Host Interface...............................................................................................................................84
4.7.1
4.7.2
4.7.3
4.7.4
4.8
4.9
DPM Mode ...................................................................................................................................... 85
Extension Bus Mode ....................................................................................................................... 93
Multiplex Mode ................................................................................................................................ 94
External pull-ups/pull-downs, unused signals.................................................................................. 96
UARTs..........................................................................................................................................97
USB ..............................................................................................................................................98
4.9.1 Device Mode ................................................................................................................................... 98
4.9.2 Host Mode ..................................................................................................................................... 100
4.10 Ethernet Interface.......................................................................................................................102
4.10.1
4.10.2
4.10.3
4.10.4
4.10.5
Twisted Pair................................................................................................................................... 102
Fiber Optic..................................................................................................................................... 105
Ethernet PHYs unused .................................................................................................................. 113
Ethernet Status LEDs .................................................................................................................... 114
Real Time Ethernet ....................................................................................................................... 115
netX Design-In Guide | netX 100/500
DOC081106AN02EN | Revision 2 | English | 2012-10 | Released | Public
© Hilscher, 2008-2012