Download MPC750 RISC Microprocessor Family User`s Manual
Transcript
Freescale Semiconductor, Inc. Contents Freescale Semiconductor, Inc... Paragraph Number 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 4.5.2.1 4.5.2.2 4.5.3 4.5.4 4.5.5 4.5.6 4.5.7 4.5.8 4.5.9 4.5.10 4.5.11 4.5.12 4.5.13 4.5.14 4.5.15 4.5.16 Title Page Number Steps for Exception Processing...................................................................... 4-10 Setting MSR[RI] ............................................................................................ 4-11 Returning from an Exception Handler........................................................... 4-11 Process Switching .............................................................................................. 4-12 Exception Definitions......................................................................................... 4-12 System Reset Exception (0x00100)............................................................... 4-13 Machine Check Exception (0x00200) ........................................................... 4-14 Machine Check Exception Enabled (MSR[ME] = 1)................................ 4-16 Checkstop State (MSR[ME] = 0) .............................................................. 4-16 DSI Exception (0x00300) .............................................................................. 4-17 ISI Exception (0x00400)................................................................................ 4-17 External Interrupt Exception (0x00500) ........................................................ 4-17 Alignment Exception (0x00600) ................................................................... 4-18 Program Exception (0x00700)....................................................................... 4-18 Floating-Point Unavailable Exception (0x00800) ......................................... 4-19 Decrementer Exception (0x00900)................................................................ 4-19 System Call Exception (0x00C00) ................................................................ 4-19 Trace Exception (0x00D00)........................................................................... 4-19 Floating-Point Assist Exception (0x00E00) .................................................. 4-20 Performance Monitor Interrupt (0x00F00) .................................................... 4-20 Instruction Address Breakpoint Exception (0x01300)................................... 4-21 System Management Interrupt (0x01400) ..................................................... 4-22 Thermal Management Interrupt Exception (0x01700) .................................. 4-23 Chapter 5 Memory Management 5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.6.1 5.1.6.2 5.1.7 5.1.8 5.2 5.3 MMU Overview................................................................................................... 5-2 Memory Addressing......................................................................................... 5-3 MMU Organization.......................................................................................... 5-4 Address Translation Mechanisms .................................................................... 5-7 Memory Protection Facilities........................................................................... 5-9 Page History Information............................................................................... 5-10 General Flow of MMU Address Translation ................................................. 5-11 Real Addressing Mode and Block Address Translation Selection ............................................................................. 5-11 Page Address Translation Selection........................................................... 5-12 MMU Exceptions Summary .......................................................................... 5-14 MMU Instructions and Register Summary .................................................... 5-16 Real Addressing Mode....................................................................................... 5-18 Block Address Translation ................................................................................. 5-18 MPC750 RISC Microprocessor Family User’s Manual For More Information On This Product, Go to: www.freescale.com
Related documents
MPC750UM/D: MPC750 RISC Microprocessor Family User's Manual
Contents
(Microsoft PowerPoint - MEDEF 35 marchés publics PME)
e300 Power Architecture™ Core Family Reference Manual Supports
e300 Power Architecture™ Core Family Reference Manual Supports
IBM PowerPC 750CX/750CXe RISC Microprocessor User`s Manual
PowerPC 755/745 32-bit RISC Microprocessor PC755/745 - Digi-Key
here - WeCare
MPC7400 RISC Microprocessor User`s Manual
PC755BM8 [Preliminary]
Z3PLUS User's Manual
USER MANUAL