Download G9004 User`s Manual 040323

5-32.CKSL
Selects the clock specifications for the input on the CLK terminal.
When CKSL = L, supply a 40 MHz clock signal on the CLK terminal. The duty cycle should
be approximately 50%.
If the duty cycle is too far away from 50%, the number of communication faults will increase.
When CKSL = H, the device uses the CLK signal input after dividing by 2 internally.
Therefore, the duty cycle will not have such a great influence. In this case, supply an 80
MHz clock signal.
5-33.VDD, GND
Supply +3.3 VDC±10% for power on the VDD terminal.
Make sure to use all the terminals.
- 12 -