Download FASTFRAME 1300
Transcript
4. D. VI. Prefetchable Reads................................................................................................ 12 Local Registers .............................................................................................................13 DMA-BASED CONFIGURATION .....................................................................................14 A. DMA Features................................................................................................................14 B. 1. 2. DMA Operation..............................................................................................................14 Double Buffering .................................................................................................... 14 Front-end FPGA ..................................................................................................... 14 C. DMA-Engine Block Diagram........................................................................................15 D. DMA-Engine Registers.................................................................................................15 VII. POWER-UP SEQUENCE ..................................................................................................19 A. Power Dissipation.........................................................................................................19 B. FastFrame 1300 Cables ...............................................................................................19 VIII. CLOCK SCHEME...........................................................................................................20 IX. INTERRUPTS.....................................................................................................................21 X. FASTCHANNEL CONTROL .............................................................................................22 A. 1. 2. I²C Address 0 x 40.........................................................................................................23 Byte 1: .................................................................................................................... 23 Byte 2: .................................................................................................................... 23 B. 1. 2. I²C Address 0 x 42.........................................................................................................23 Byte 1: .................................................................................................................... 23 Byte 2: .................................................................................................................... 24 XI. CONNECTOR PIN-OUTS..................................................................................................24 A. Headers and Jumpers ..................................................................................................24 B. VHDCI Connectors........................................................................................................25 C. LVDS/TTL Connectors .................................................................................................27 XII. COMPONENTS replacements.........................................................................................28 A. PCI Components Placements .....................................................................................28 B. PMC Component Placements .....................................................................................29 XIII. TROUBLESHOOTING ...................................................................................................30 XIV. ALACRON TECHNICAL SUPPORT.............................................................................31 A. Contacting Technical Support....................................................................................31 B. Returning Products For Repair Or Replacement.....................................................32 C. Reporting Bugs .............................................................................................................33 iv