Download NetFusion-EXP Development-Kit Guide PDF
Transcript
NetFusion-EXP Ethernet SWITCH Development-Kit Reference Guide V1.0 – July 2015 Figure 32 - PLL Clock Macro Settings Output signal GL0 is distributed to the memory bus and the MSS ARM block. The main base clock frequency for the 166MHz ARM processor is scaled up inside the MSS block. 69