1
Download SHARC Processor Programming Reference
Transcript
Instruction Set Types Type 14a ISA/VISA (mem data move) Type 14a Syntax Transfer between data or program memory and universal register, direct addressing, immediate address DM(<addr32>) = ureg (LW); PM(<addr32>) ureg = DM(<addr32>) (LW); PM(<addr32>) (LW); SISD Mode In SISD mode, the Type 14 instruction sets up an access between data or program memory and a universal register, with direct addressing. The entire data or program memory address is specified in the instruction. Addresses are 32 bits wide (0 to 2 32–1). The optional (LW) in this syntax lets programs specify long word addressing, overriding default addressing from the memory map. SIMD Mode In SIMD mode, the Type 14 instruction provides the same access between data or program memory and a universal register, with direct addressing, as is available in SISD mode, except that addressing differs slightly, and the transfer occurs in parallel for the X and Y processing elements. For the memory access in SIMD mode, the X processing element uses the specified 32-bit address to address memory. The Y element adds k to the specified 32-bit address to address memory. SHARC Processor Programming Reference 9-53
