1
Download PDF document - Analog Devices
Transcript
AN-524 ADV601 TO DSP HARDWARE AND SOFTWARE INTERFACE ONE FIELD TIME (16.66 MILLISECONDS) DIRQ INTERRUPT LAST CODE INTERRUPT (CAN OCCUR ANYWHERE; DEPENDS ON HOW RAPIDLY HOST READS FIFO) STATISTICS REGISTER DATA INTO DSP BIN WIDTH REGISTER DATA OUT OF DSP 101 102 103 104 105 106 107 108 109 110 113 114 115 116 117 118 IAD15 IAD14 IAD13 IAD12 IAD11 IAD10 IAD9 IAD8 IAD7 IAD6 IAD5 IAD4 IAD3 IAD2 IAD1 IAD0 37 125 124 99 100 IACK/ IAL IS/ IWR/ IRD/ 19 20 XTAL CLKIN 35 32 BMODE MMAP 22 WR/ RD/ CMS/ IOMS/ BMS/ DMS/ PMS/ 2 3 7 4 5 6 10 BR/ BGH/ BG/ 66 38 68 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 30 29 28 27 26 25 18 17 16 15 14 13 12 11 GND GND GND GND GND GND GND GND GND GND GND PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 FL2 FL1 FL0 8 21 23 40 54 75 86 88 98 112 123 119 120 121 122 126 127 128 1 45 44 43 CLKOUT D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 97 96 95 94 93 92 91 90 89 85 84 83 82 81 80 79 78 77 76 74 73 72 71 70 VCC U? 14 13 12 11 15 QA QB QC QD RCO A B C D ENP ENT CLK LOAD CLR 3 4 5 6 XTAL VCLK VCLKO 119 118 117 116 115 114 111 110 109 108 93 92 91 90 87 86 85 84 83 82 VDATA0 VDATA1 VDATA2 VDATA3 VDATA4 VDATA5 VDATA6 VDATA7 VDATA8 VDATA9 VDATA10 VDATA11 VDATA12 VDATA13 VDATA14 VDATA15 VDATA16 VDATA17 VDATA18 VDATA19 105 104 103 97 95 VSYNC HSYNC FIELD ENC/DEC CREF 32 32 36 36 34 34 33 33 37 37 31 31 TXD RXD TCLK TF RF DIRQ/ 11 12 ADR1 ADR0 17 16 15 JP9-49 14 25 JP9-3 9 8 7 10 2 9 1 74HC161 BE0/ BE1/ BE2/ BE3/ LCODE WR/ RD/ 26 28 27 29 FIFO_ERR FIFO_SRQ FIFO_STP STATS_RDY 21 24 10 ACK/ HIRQ/ CS/ 19 REST/ VDD VDD VDD 94 99 107 113 125 137 144 146 156 PWDACK PWD/ 51 52 53 55 56 56 VDD VDD VDD VDD VDD VDD 36 33 DT1/F0 TFS1/IRQ1 RFS1/IRQ0 DR1/F1 SCLK1 100 101 98 VDD VDD VDD VDD VDD VDD RESET/ IRQ2/ IRQL1/ IRQL0/ IRQE/ 46 47 48 49 50 6 20 22 30 39 46 51 57 59 69 75 88 58 34 42 41 31 DT0 TFS0 RFS0 DR0 SCLK0 VDD VDD VDD VDD VDD VDD EBG/ EBR/ EINT/ ELIN ELOUT ECLK EE EMS/ ERESET/ VIDEOLAB U9 DADR8 DADR7 DADR6 DADR5 DADR4 DADR3 DADR2 DADR1 DADR0 40 41 42 43 44 45 48 49 50 DDAT0 DDAT1 DDAT2 DDAT3 DDAT4 DDAT5 DDAT6 DDAT7 DDAT8 DDAT9 DDAT10 DDAT11 DDAT12 DDAT13 DDAT14 DDAT15 80 79 78 77 76 73 72 71 70 67 66 65 64 62 61 60 RAS/ CAS/ WE/ 53 54 55 DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 DATA16 DATA17 DATA18 DATA19 DATA20 DATA21 DATA22 DATA23 DATA24 DATA25 DATA26 DATA27 DATA28 DATA29 DATA30 DATA31 5 4 3 2 1 160 159 158 157 154 153 152 151 149 148 147 141 140 139 138 135 134 133 132 130 129 128 127 124 123 122 121 GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND 67 65 64 63 62 61 60 59 57 EZKIT U3 7 13 18 23 35 38 47 52 56 58 63 68 74 81 96 89 102 106 112 120 126 131 136 142 143 145 150 155 VDD VDD VDD VDD VDD VDD 9 24 39 69 87 111 Figure 6. Field Timing Diagram ADSP-2181 ADV601_PQFP Figure 7. Electrical Schematic–ADSP-2181 to ADV601 Connections –4–
