Download ST ST10F167 Data Sheet
Transcript
DATA SHEET ST10F167 t5 t16 t26 ALE t38 t39 t41 CSx t17 A23-A16 A15-A0 BHE t28 Address t6 t55 t21 t18 Read Cycle BUS (D15-D8) D7-D0 Data In t9 t15 RD t43 t13 t51 t68 t47 RdCSx t49 Write Cycle BUS (D15-D8) D7-D0 t24 Data Out t9 WR, WRL, WRH t43 t57 t22 t13 t50 WrCSx t49 Figure 22 External memory cycle: demultiplexed bus, no read/write delay, normal ALE 42-1701-03 69/78