1
Download TC1793 Data Sheet
Transcript
TC1793 Electrical ParametersAC Parameters 5) Valid for output slopes of the bus driver of dRxSlope ≤ 5ns, 20% * VDDP to 80% * VDDP, according to the FlexRay Electrical Physical Layer Specification V2.1B. For A2 pads, the rise and fall times of the incoming signal have to satisfy the following inequality: -1.6ns ≤ tFA2 - tRA2 ≤ 1.3ns. 6) Valid for output slopes of the bus driver of dRxSlope ≤ 5ns, 20% * VDDP to 80% * VDDP, according to the FlexRay Electrical Physical Layer Specification V2.1B. For A2 pads, the rise and fall times of the incoming signal have to satisfy the following inequality: -1.6ns ≤ tFA2 - tRA2 ≤ 1.3ns. Last CRC Byte BSS (Byte Start Sequence) FES (Frame End Sequence) 0.7 VDD 0.3 VDD TXD t60 tsample TXD 0.9 VDD 0.1 VDD t61 t62 Last CRC Byte BSS (Byte Start Sequence) FES (Frame End Sequence) 0.7 VDD 0.3 VDD RXD t63 tsample RXD 0.7 VDD 0.3 VDD t64 t65 ERAY_TIMING Figure 23 Data Sheet ERAY Timing 158 V 1.2, 2014-05
