1
Download Automatic generation of programmable logic device architectures
Transcript
U.S. Patent 0a. 7, 2003 Sheet 2 0f 12 US 6,631,510 B1 BENCHMARK CIRCUITS (EXAMPLE APPLICATION CIRCUITS) V PLD ARCHITECTURE DESCRIPTION COMPUTER-AIDED DESIGN SYSTEM TARGETTING PLD ARCHITECTURE OF INTEREST EVALUATE QUALITY OF BENCHMARK CIRCUIT IMPLEMENTATIONS IN PLD ARCHITECTURE TYPICAL PLD ARCHITECTURE EVALUATION FLOW DIAGRAM FIG. 2
