Download Overview Programming Model Cache and Bus Interface Unit
Transcript
Table B-2. Invalid Forms with Reserved Fields (Bit 31 Exclusive) (Continued) Mnemonic 6 6 to 10 6 to 15 6 to 20 6 to 29 mfsr 9 9 to 10 9 to 15 1 1 11 to 15 11 to 20 14 to 20 X mtsrin mfsrin 15 16 to 20 X 20 21 21 to 25 31 X X X X X tlbie X X mttb X X mttbu X X tlbsync X * B.3 Invalid Form with Only Bit 31 Set The following instructions generate invalid instruction forms if only bit 31 is set in the instruction: • • • • • • • • • • • • • • • • • • • • • • cror crxor crnand crnor crandc creqv crorc lbzx lbzux lhzx lhzux lhax lhaux lwzx lwzux stbx stbux sthx sthux stwx stwux lhbrx Appendix B. Invalid Instruction Forms B-5
Related documents
User`s Manual - Freescale Semiconductor
Contents
IBM PowerPC 750CX/750CXe RISC Microprocessor User`s Manual
MPC603e RISC Microprocessor User`s Manual
e300 Power Architecture™ Core Family Reference Manual Supports
e300 Power Architecture™ Core Family Reference Manual Supports
3.9.5 Decrementer Register
MPC750UM/D: MPC750 RISC Microprocessor Family User's Manual
PID7t-603e Hardware Specifications
MPC7400 RISC Microprocessor User`s Manual
Errata to PowerPC 603™ RISC Microprocessor User`s Manual
MPC7450 RISC Microprocessor Family User`s Manual