Download 3 - powerbridge.de

Programming Model
TBEN0: Time Base Enable 0. When set the Harrier will assert its
TBEN0 pin.
TBEN1: Time Base Enable 1. When set the Harrier will assert its
TBEN1 pin.
3
RSTOUT: RESET OUT. When a one is written to this bit, the Harrier
will assert its reset out (RSTO_) pin.
ASWS: Abort Switch Status. This bit reflects the state of the
ABTSW_ pin. This bit is a one when the Abort Switch is pressed.
RSTINH: Reset Inhibit. When this bit is set, the Harrier will inhibit
asserting its reset out (RSTO_) pin when RSTSW_ pin is asserted.
General Purpose Registers
Bit
GPRG0: XCSR + $020
GPRG1: XCSR + $024
GPRG2: XCSR + $028
GPRG3: XCSR + $02C
GPRG4: XCSR + $030
GPRG5: XCSR + $034
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Offset
Name
GPRGx
Operation
R/W
Reset
GPRG0 -> GPRG3: $00000000
GPRG4 -> GPRG5: $00000000-P
Function
General
Purpose
Registers
The General Purpose Registers (GPRG0, GPRG1, GPRG2, GPRG3,
GPRG4, and GPRG5) are provided for inter-process message passing or
general purpose storage. They do not control any hardware. Register
groups GPRG0/GPRG1, GPRG2/GPRG3, and GPRG4/GPRG5 and
may be combined as single 64-bit registers.
GPRG0 thru GPRG3 will always be reset to all zeros following a power
up reset or a local reset. GPRG4 and GPRG5 are only affected by power
up reset. A local reset will not change the contents of these registers,
therefore these registers may be used for storing critical information when
performing commanded reset cycles.
3-200
Computer Group Literature Center Web Site