Download RM0305 Reference manual
Transcript
RM0305 Ether MAC 10/100/1000 (GMAC-Univ) Table 298. GMAC-UNIV GMAC global registers summary (continued) Name Offset Reset value Description Register6 ‘h0018 32’h00000000 Flow Control register Register7 ‘h001C 32’h00000000 VLAN Tag register Register8 ‘h0020 8’h100000000 Version register (RO) - ‘h0024 - Reserved Register10 ‘h0028 - Pointer to Wake-Up Frame Filter registers Register11 ‘h002C 32’h00000000 PMT Control and Status register - ‘h0030 to ‘h0034 - Reserved Register14 ‘h0038 32’h00000000 Interrupt register Register15 ‘h003C 32’h00000000 Interrupt Mask register Register16 ‘h0040 32’h8000FFFF MAC Address0 High register Register17 ‘h0044 32’hFFFFFFFF MAC Address0 Low register Register18 ‘h0048 32’h0000FFFF MAC Address1 High register Register19 ‘h004C 32’hFFFFFFFF MAC Address1 Low register Register20 to Register47 ‘h0050 to ‘h00BC As for Register18/19 MAC Addressi High/Low registers(With i = 2...15) Register48 ‘h00C0 32’h00000000 AN Control register Register49 ‘h00C4 32’h00000108 AN Status register Register50 ‘h00C8 32’h000001E0 AN Advertisement register Register51 ‘h00CC 32’h00000000 AN Link Partner Ability register Register52 ‘h00D0 32’h00000000 AN Expansion register reserved Reserved reserved Reserved - ‘h00DC to ‘h00FC - Reserved Register64 to Register127 ‘h0100 to ‘h01FC - MMC registers (described in Table 299 below) Table 299. MMC (MAC management counters) registers Name Offset Reset value Description Register64 ‘h0100 32’h00000000 Mmc_cntrl establishes the operating mode of MMC Register65 ‘h0104 32’h00000000 Mmc_intr_rx maintains the interrupts generated from all of the receive statistics counters. Register66 ‘h0108 32’h00000000 Mmc_intr_tx maintains the interrupts generated from all of the transmit statistics counters. Register67 ‘h010C 32’h00000000 Mmc_intr_mask_rx maintains the mask for the interrupt generated from all of the received statistics counters. Register68 ‘h0110 32’h00000000 Mmc_intr_mask_tx maintains the mask for the interrupt generated from all of the transmit statistics counters. Doc ID 022038 Rev 1 331/712
Related documents
3M Projector 1800 Owner's Manual
Using the UART interfaces in the SPEAr embedded MPU family
SPEAr320 address map and registers
Back Panel Front Panel
Linux support package (LSP) v2.3 for SPEAr
User Manual - DSS Networks
Real-time performance using FIQ interrupt handling in SPEAr MPUs
Instruction Manual For PSP®
Quasar CM-620x Mini-dome User and Installation Guide
F MC-16 FAMILY OPERATION MANUAL
EVALSPEAr600 - evaluation board for the SPEAr600
Instruction Manual for