Download fulltext - DiVA Portal

Transcript
A Synthesizable VHDL Model of the Serial Communication Interface and
Synchronous Serial Interface of Motorola DSP56002
Master thesis performed in Electronics System
at Linköping Institute of Technology
by
Swaroop Mattam
LiTH-ISY-EX--06/3860--SE
Supervisor:
Thomas Johansson
Examiner:
Kent Palmkvist
Linköping, 30 Aug 2006.