Download MPC8240 Integrated Processor User`s Manual
Transcript
Freescale Semiconductor, Inc. PCI Bus Arbitration devices are programmed to the same priority level, or if there is only one device in the low priority group, then the arbitration algorithm defaults to each device receiving an equal number of bus grants, in round-robin sequence. Freescale Semiconductor, Inc... Figure 7-2 shows an example of the arbitration algorithm. Assume that several masters are requesting use of the bus. If there are two masters in the high priority group and three in the low priority group, then each high-priority master is guaranteed at least 1 out of 3 transaction slots, and each low-priority master is guaranteed 1 out of 9 transaction slots. In Figure 7-2, the grant sequence (with all devices except device 4 requesting the bus and device 3 being the current master) is 0, 2, MPC8240, 0, 2, 1, 0, 2, 3, … and repeating. If device 2 is not requesting the bus, then the grant sequence is 0, MPC8240, 0, 1, 0, 3, … and repeating. If device 2 requests the bus when device 0 is conducting a transaction and the MPC8240 has the next grant, then the MPC8240 will have its grant removed and device 2 will be awarded the grant since device 2 is of higher priority than the MPC8240 when device 0 has the bus. High Priority Group Low Priority Group Device 2 (1/3) Device 1 (1/9) Device 0 (1/3) Low priority slot (1/3) MPC8240 (1/9) Device 3 (1/9) Figure 7-2. PCI Arbitration Example 7.2.3 PCI Bus Parking When no device is using or requesting the bus, the PCI arbiter grants the bus to a selected device. This is known as parking the bus on the selected device. The selected device is required to drive the AD[31:0], C/BE[0:3] and PAR signals to a stable value, preventing these signals from floating. The parking mode control parameter (bits 14–13) in the PACR determines which device the arbiter selects for parking the PCI bus as shown in Table 7-1. If the parking mode control bits are 0b00 (or if the bus is not idle), then the bus is parked on the last master to use the bus. If the bus is idle, and the parking mode control bits are b10, then the bus is parked on the MPC8240; if the control bits are b01, then the bus is parked on device 0 (that is, the device connected to GNT0). Chapter 7. PCI Bus Interface For More Information On This Product, Go to: www.freescale.com
Related documents
Tsi107 User Manual
Avanti TFL-11 Instruction manual
MPC8245UM: MPC8245 Integrated Processor User`s Manual
MPC107 PCI Bridge/Memory Controller User`s Manual
Whirlpool 929 Dishwasher User Manual
MPC8240CE:MPC8240 Integrated Processor Chip Errata
Errata to the MPC8245 Integrated Processor User`s Manual, Rev. 2
MDINK32/DINK32 User`s Guide
"user manual"
User`s Manual
Compact Flash Interface for the MPC8245
COMPACT PCI-811 SERIAL I/O CONTROLLER USER`S MANUAL