Download XST User Guide

R
Sequential Circuits
Example 6-20 describes an 8-bit register with a clock signal and an asynchronous reset
signal.
Example 6-20 8 bit Register Description Using a Process with a Sensitivity List
entity EXAMPLE is
port (
DI : in BIT_VECTOR (7 downto 0);
CLK : in BIT;
RST : in BIT;
DO : out BIT_VECTOR (7 downto 0)
);
end EXAMPLE;
architecture ARCHI of EXAMPLE is
begin
process (CLK, RST)
begin
if RST = ’1’ then
DO <= "00000000";
elsif CLK’EVENT and CLK = ’1’ then
DO <= DI ;
end if;
end process;
end ARCHI;
Example 6-21 8 bit Counter Description Using a Process with a Sensitivity List
library ASYL;
use ASYL.PKG_ARITH.all;
entity EXAMPLE is
port (
CLK : in BIT;
RST : in BIT;
DO : out BIT_VECTOR (7 downto 0)
);
end EXAMPLE;
architecture ARCHI of EXAMPLE is
begin
process (CLK, RST)
variable COUNT : BIT_VECTOR (7 downto 0);
begin
if RST = ’1’ then
COUNT := "00000000";
elsif CLK’EVENT and CLK = ’1’ then
COUNT := COUNT + "00000001";
end if;
DO <= COUNT;
end process;
end ARCHI;
Multiple Wait Statements Descriptions
Sequential circuits can be described with multiple wait statements in a process. When
using XST, several rules must be respected to use multiple wait statements. These rules are
as follows:
XST User Guide
www.xilinx.com
1-800-255-7778
275