Download CPU110-20

CPU110-20 User Manual
3.1.2. I/O Address Map
Hung… Check this Table.
Table 2: I/O space Address Map
DMA Controller
0000h - 001Fh
DMA Controller
0093h - 009Fh
Interrupt Controller
0020h - 002Dh
Interrupt Controller
00A0h - 00B1h
LPC SIO
002Eh - 002Fh
Power Management
00B2h - 00B3h
Interrupt Controller
0030h - 003Dh
Interrupt Controller
00B4h - 00BDh
Timer/Counter
0040h - 0043h
DMA Controller
00C0h - 00DFh
LPC SIO
004Eh - 004Fh
PCI and Master Abort
Timer/Counter
0050h - 0053h
Serial ATA
0170h - 0177h
Microcontroller
0060h
Serial ATA
01F0h - 01F7h
NMI Controller
0061h
Serial ATA
0376h
Microcontroller
0062h - 0066h
Serial ATA
RTC Controller
0070h - 0077h
Interrupt Controller
DMA Controller
0080h - 0091h
Reset Generator
Reset Generator
0092h
00F0h
03F6h
04D0h - 04D1h
0CF9h
3.1.3. Memory Address Map
Hung… Check this Table.
Table 3: Memory space Address Map
Main Memory
0000_0000h
--- 000D_FFFFh
LPC(BIOS)(*1)
000E_0000h
--- 000F_FFFFh
Main Memory / PCI Device
0010_0000h
--- TOM(*2)
I/O APIC
FEC0_0000h
--- FECF_FFFFh
High Precision Event Timers
FED0_0000h
--- FED0_33FFh
TPM on LPC
FED4_0000h
--- FED4_BFFFh
LPC(BIOS)(*1)
FF00_0000h
--- FFFF_FFFFh
*1: Occupied area depends on the setting of Firmware Hub Decode Enable.
*2: Most significant address depends on the setting of TOM register.
For detailed technical information on the processor, please refer to the Intel® Mobile 3rd Generation Core
Processor Family External Design Specification, Vol. 1, Rev. 2.0, February 2012.
3.2. Memory
3.2.1. Main Memory
The processor includes an integrated dual-channel memory controller capable of supporting up to 4 GB of
ECC DDR3 SDRAM memory per channel, running at speeds up to DDR3-1600. ECC automatically
corrects 1-bit errors and detects 2-bit errors. Eighteen 4 Gbit Micron MT41J512M8RH-125 devices (nine
per channel) are arranged in a “memory down” configuration.
3.2.2. Boot ROM
This is dual SPI-FLASH memory devices (SST25VF032B) directly-mounted on CPU 110-20 with 8MB of
capacity. BIOS and configuration data are stored in the SPI Flash devices.
CPU 110-20 User Manual
20