Download
Flexible architecture for an embedded interrupt controller
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Transcript
U.S. Patent
processor
Jun. 4, 2002
Sheet 2 of 8
DRAM
104
PROCESSOR BUS
0m.
m
k
H0
108
w mm
mSQv\
A
US 6,401,154 B1
w
m/6\_
msn<~
112
K
&SSmtmdmC
4Wuum5S
116
118
PC/AT-compatible system
