1
Download PRACTICAL DESIGN TECHNIQUES FOR SENSOR SIGNAL
Transcript
HARDWARE DESIGN TECHNIQUES AD620 SIMPLIFIED SCHEMATIC VPOS 49.4kΩ Ω RG = G – 1 VB _ + _ + A1 A2 10kΩ Ω 10kΩ Ω Q1 24.7kΩ Ω 400Ω Ω 24.7kΩ Ω 10kΩ Ω _ A3 + 10kΩ Ω Q2 VREF 400Ω Ω RG D2 –VIN D1 VO +VIN VNEG Figure 10.50 AD620 EQUIVALENT INPUT CIRCUIT WITH OVERVOLTAGE RLIMIT +VIN RS Q2 400Ω Ω D2 AT +VIN AND –VIN: VNEG – 0.3V < VCM < VPOS + 0.3V I IN(MAX) < 10mA VDIFF RLIMIT RS IIN RG D1 Q1 –VIN 400Ω Ω VDIFF = I IN( 2RS +2RLIMIT + RG ) + 1.2V V DIFF(MAX) < I IN(MAX)( 2RS +2RLIMIT + RG ) + 1.2V Figure 10.51 10.62
