Download The DatasheetArchive - Datasheet Search Engine

Transcript
Module SIPB 5135
C
C
C
C
C
C
C
W
W
W
C
W
W
W
C
W
W
W
C
W
W
W
C
programmed as monitor and c/i
channels, central d ch. handling
(d ch. is switched to pcm port 0,
ts 5, bits 1..0 in up and downstream
direction
cfi-ts 4-7 represent thus iom2 ch. 1
* ts 6 downstream:
/LINECA/EPIC/MARSCR/MADR FF
/LINECA/EPIC/MARSCR/MAAR 18
/LINECA/EPIC/MARSCR/MACR 7A
* ts 7 downstream:
/LINECA/EPIC/MARSCR/MADR 09
/LINECA/EPIC/MARSCR/MAAR 19
/LINECA/EPIC/MARSCR/MACR 74
* ts 6 upstream:
/LINECA/EPIC/MARSCR/MADR FF
/LINECA/EPIC/MARSCR/MAAR 98
/LINECA/EPIC/MARSCR/MACR 78
* ts 7 upstream:
/LINECA/EPIC/MARSCR/MADR 89
/LINECA/EPIC/MARSCR/MAAR 99
/LINECA/EPIC/MARSCR/MACR 74
C
C
C
C
C
C
C
C
C
C
C
C
W
W
W
C
W
W
W
C
W
W
W
C
W
W
W
C
cfi time slots 10 and 11 of port 0
are programmed as monitor and c/i
channels, mixed d ch. handling
upstream the d ch. is switched to
pcm port 0, ts 5, bits 3..2
downstream the d ch. is not switched
directly to cfi port 0, ts 11 but
is switched to cfi port 3, ts 1,
bits 7..6 which is connected to cdr
of the decentralized idec
cfi ts 8-11 represent thus iom2 ch.2
* ts 10 downstream:
/LINECA/EPIC/MARSCR/MADR FF
/LINECA/EPIC/MARSCR/MAAR 28
/LINECA/EPIC/MARSCR/MACR 78
* ts 11 downstream:
/LINECA/EPIC/MARSCR/MADR FF
/LINECA/EPIC/MARSCR/MAAR 29
/LINECA/EPIC/MARSCR/MACR 7B
* ts 10 upstream:
/LINECA/EPIC/MARSCR/MADR FF
/LINECA/EPIC/MARSCR/MAAR A8
/LINECA/EPIC/MARSCR/MACR 78
* ts 11 upstream:
/LINECA/EPIC/MARSCR/MADR 89
/LINECA/EPIC/MARSCR/MAAR A9
/LINECA/EPIC/MARSCR/MACR 75
* downstream connection d ch.:
Semiconductor Group
379