Download Block Parameters
Transcript
Moore State Machine w s = width of state logic block RAM The following table gives examples of block RAM sizes necessary for various state machines: Number of States Number of Input Block RAM Bits Bits Needed 2 5 64 4 1 8 8 6 1536 16 5 2048 32 4 2560 52 1 768 100 4 14336 The block RAM width and depth limitations are described in the core datasheet for the Single Port Block Memory. Vivado: Designing with System Generator UG958 (v2012.3) November 16, 2012 www.xilinx.com 354
Related documents
Block Parameters
UG638 - Xilinx
Vivado Design Suite Reference Guide: Model-Based DSP
EDK Processor
MATLAB SIMULINK HDL CODER - RELEASE NOTES User guide
MATLAB FIXED-POINT TOOLBOX - RELEASE NOTES User guide
Xilinx System Generator for DSP User Guide
BugHunter Pro and the VeriLogger Simulators
Simulation
System Generator for DSP User Guide
CIC Compiler v4.0 LogiCORE IP Product Guide (PG140)
A-126 Service Manual Seite/Page 10 6. Test