Download i960 Jx Microprocessor Developer`s Manual

Transcript
EXTERNAL BUS
Ta
Td
Td
Tr
Ta
Td
Td
Td
Td
Tr
CLKIN
AD31:0
ADDR
D
In
D
In
ADDR
DATA DATA DATA
Out
Out
Out
DATA
Out
ALE
ADS
A3:2
00 or 01
01 or 11
00
01
10
11
BE3:0
WIDTH1:0
10
10
D/C
W/R
BLAST
DT/R
DEN
14
RDYRCV
Figure 14-8. Burst Read and Write Transactions w/o Wait States, 32-bit Bus
14-15