Download VR4181 specs - Delorie Software

Transcript
CHAPTER 27 MIPS III INSTRUCTION SET DETAILS
DSRA32
31
DSRA32
Doubleword Shift Right Arithmetic + 32
26 25
21 20
16 15
11 10
6 5
0
SPECIAL
000000
0
00000
rt
rd
sa
DSRA32
111111
6
5
5
5
5
6
Format:
DSRA32 rd, rt, sa
Description:
The contents of general register rt are shifted right by 32 + sa bits, sign-extending the high-order bits. The result
is placed in register rd.
This operation is defined for the VR4181 operating in 64-bit mode or in 32-bit kernel mode. Execution of this
instruction in 32-bit user or supervisor mode causes a reserved instruction exception.
Operation:
64
T:
s ← 1 || sa
GPR [rd] ← (GPR [rt]63) || GPR [rt]63…s
s
Exceptions:
Reserved instruction exception (VR4181 in 32-bit user mode, VR4181 in 32-bit supervisor mode)
614
User’s Manual U14272EJ1V0UM00