Download VR4181 specs - Delorie Software
Transcript
CHAPTER 27 MIPS III INSTRUCTION SET DETAILS TEQ TEQ Trap If Equal 31 26 25 21 20 16 15 6 5 0 SPECIAL 000000 rs rt code TEQ 110100 6 5 5 10 6 Format: TEQ rs, rt Description: The contents of general register rt are compared to general register rs. If the contents of general register rs are equal to the contents of general register rt, a trap exception occurs. The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction. Operation: 32, 64 T: if GPR [rs] = GPR [rt] then TrapException endif Exceptions: Trap exception User’s Manual U14272EJ1V0UM00 691
Related documents
manual de usuario del simulador de instrucciones mips r-4000
VR4181™
cache
ST-Realizer-II user manual (for ST62 & ST7 8-bit MCUs)
Using PDtrace™ with SDE and System Navigator™ for MIPS® Cores
Errata Sheet
Errata Sheet
Errata for MIPS R4000/R4400 Microprocessor User`s Manual
YAMON™ User`s Manual
CPU Instruction Set Details
IDT MIPS Microprocessor Family Software Reference Manual
VR Series 64-/32-Bit Microprocessor Programming Guide AN